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Abstract Charge-trapping characteristics of stacked La-
TiON/LaON film were investigated based on Al/Al2O3/
LaTiON-LaON/SiO2/Si (band-engineered MONOS) capac-
itors. The physical properties of the high-k films were
analyzed by X-ray diffraction, transmission electron mi-
croscopy and X-ray photoelectron spectroscopy. The band
profile of this band-engineered MONOS device was charac-
terized by investigating the current-conduction mechanism.
By adopting stacked LaTiON/LaON film instead of LaON
film as charge-trapping layer, improved electrical properties
can be achieved in terms of larger memory window (5.4 V
at ±10-V sweeping voltage), higher program speed with
lower operating gate voltage (2.1 V at 100-µs +6 V), and
smaller charge loss rate at 125 °C, mainly due to the variable
tunneling path of charge carriers under program/erase and
retention modes (realized by the band-engineered charge-
trapping layer), high trap density of LaTiON, and large bar-
rier height at LaTiON/SiO2 (2.3 eV).
1 Introduction
Floating-gate nonvolatile memory devices are rapidly ap-
proaching the scaling limit mainly due to their difficulty
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in maintaining high gate coupling ratio and suppressing
cross talk between neighboring cells. As a promising can-
didate, metal-oxide-nitride-oxide-silicon (MONOS)-type
flash memories with discrete traps in the dielectrics for
charge storage have attracted increasing interest because
of their localized charge-storage and coupling-free prop-
erties. Si3N4 (k ∼ 7) was the first dielectric used as the
charge-trapping layer (CTL). Recently, extensive researches
have been carried out to study high-k dielectrics instead of
Si3N4 for further scaling down the device dimensions and
improving its charge-trapping efficiency. Among various
high-k dielectrics, rare-earth metal oxides, such as La2O3
(k ∼ 25) [1], Gd2O3 (k ∼ 14) [2, 3], Pr2O3 (k ∼ 15) [4],
Nd2O3 (k ∼ 16) [4], Er2O3 (k ∼ 13) [4], have received
much interest as charge-trapping layer, mainly due to their
relatively high dielectric constants, appropriate conduction-
band offsets with respect to Si and good electrical proper-
ties [4, 5]. Moreover, nitrogen incorporated into the charge-
trapping dielectrics has also been widely investigated to in-
duce deep-level traps and enhance the reliability of the mem-
ory devices [6–8]. For a conventional MONOS memory
device, it tends to have thinner tunneling oxide for higher
program/erase (P/E) speeds and lower operating voltages,
whereas a thinner tunneling oxide may deteriorate its reten-
tion property. Therefore, there is a trade-off between high
P/E speeds and good retention property. A novel MONOS
structure with band-engineered CTL (BE-MONOS) has
been demonstrated to be an effective solution, which can
enhance the tunneling of carriers during P/E operation, and
suppress the charge loss under retention mode by modu-
lating the tunneling path of carriers [9, 10]. In this work,
we propose a novel BE-MONOS structure with stacked La-
TiON/LaON film as CTL as shown in Fig. 1(a). It is worth
mentioning that the Ti incorporation into the LaON film
plays a key role in the formation of this kind of band-
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Fig. 1 Energy band diagram of the BE-MONOS capacitor: (a) under
flat-band state; (b) under program state with an electric field across
the tunneling oxide (Eox) of 10 MV/cm; (c) under erase state with
Eox = −10 MV/cm; and (d) under retention state with Eox = 4 MV/cm
engineered charge-trapping layer, which not only can in-
crease the dielectric constant, but also shrink the band gap
of the LaON film, thus resulting in a large band offset at
the LaTiON/LaON interface [11, 12]. Compared with the
BE-MONOS structure with Si3N4/HfON [9], this proposed
structure with LaTiON/LaON has a higher dielectric con-
stant, leading to higher P/E speeds. Furthermore, the stacked
film can be formed by in-situ co-sputtering method, which
simplifies the fabrication process [10].
2 Experiment
MONOS capacitor with an Al/Al2O3/LaTiON-LaON/SiO2/
Si structure was fabricated on p-type silicon substrate. After
a standard RCA (Radio Corporation of America) cleaning
[13], 2-nm SiO2 was grown on the wafer by thermal dry
oxidation. Then 2-nm LaON was deposited on the SiO2 by
reactive sputtering using a La2O3 target in a mixed Ar and
N2 ambient. Following that, 3-nm LaTiON was deposited
in-situ by co-sputtering La2O3 and Ti targets in a mixed Ar
and N2 ambient, and the atomic ratio of Ti and La in the
LaTiON film was determined to be 1.7 by XPS analysis.
This chosen Ti/La ratio was to suppress the diffusion of Ti
into the SiO2 tunneling layer (which could deteriorate the
data retention property), while maintaining the high dielec-
tric constant and small band gap of the LaTiON film [14].
In addition, the nitrogen content in the LaTiON and LaON
films was determined to be 3.3 % and 2.7 %, respectively, by
XPS analysis. Then 14-nm Al2O3 as blocking layer was de-
posited by means of atomic layer deposition using trimethyl-
aluminum (Al(CH3)3) and H2O as precursors at 300 °C.
Next, the samples went through a post-deposition anneal-
ing (PDA) in N2 ambient at 850 °C for 30 s. Finally, Al was
evaporated and patterned as gate electrode, followed by a
forming-gas annealing at 300 °C for 20 min. A conventional
MONOS capacitor with Al/Al2O3/LaON/SiO2/Si was also
fabricated for comparison. To investigate the physical and
electrical characteristics of the high-k films, Al/(LaON, or
LaTiON, or LaTiON/LaON)/SiO2/Si(MNOS)-type capaci-
tors were also fabricated by the same process mentioned
above. The physical characteristics of the high-k dielectric
films were characterized by X-ray diffraction (XRD), trans-
mission electron microscopy (TEM) and X-ray photoelec-
tron spectroscopy (XPS). The electrical characteristics of the
memory capacitors were measured by HP4284A LCR meter
and HP4156A semiconductor parameter analyzer.
3 Results and discussion
Figure 2 shows the XRD patterns of the LaON and La-
TiON/LaON films. For the stacked LaTiON/LaON film, no
diffraction peaks are observed from the XRD spectrum, indi-
cating the amorphous state of the stacked film. On the con-
trary, there is a peak located at 2θ = 33.1° for the LaON
film, suggesting its crystalline structure. This peak is in ac-
cordance with the (411) reflection of the cubic La2O3 phase
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Fig. 2 XRD pattern of the LaON/SiO2 and LaTiON/LaON/SiO2 films
on Si substrate
Fig. 3 (a) The conventional MONOS TEM cross-sectional im-
age. (b) The BE-MONOS TEM cross-sectional image. (c) The BE-
MONOS TEM cross-sectional image with a larger scale
(2θ = 33.3°). Ti incorporated into the LaON film can act
as a network modifier and stabilize the amorphous state of
the LaTiON film [15]. In addition, the thinner LaON film
in the LaTiON/LaON stack (2 nm versus 4 nm for the sam-
ple with single LaON layer) usually needs a higher crys-
tallization temperature for grain growth along the thickness
dimension [8]. Both of the reasons lead to the amorphous
state of the stacked LaTiON/LaON film. It should be noted
that a charge-trapping dielectric with an amorphous struc-
ture is favorable for achieving excellent retention property,
because charge loss via grain boundaries can be avoided.
Figure 3 shows the TEM cross-sectional images of the
conventional MONOS and BE-MONOS capacitors. The
thickness of each layer for the MONOS and BE-MONOS
capacitors is determined to be 2.0 nm/4.3 nm/14.1 nm
(SiO2/LaON/Al2O3) and 2.0 nm/5.0 nm/14.5 nm (SiO2/
LaON-LaTiON/Al2O3), respectively. Also, an abrupt inter-
face at SiO2/LaON is observed from Fig. 3(c). To gain
deeper insight into the physical structure of the stacked film,
the depth profiling of the stacked LaTiON/LaON film with
sputtering time is also performed by XPS as shown in Fig. 4,
where each layer can be easily distinguished based on the
distribution of the elements. Moreover, the Ti content de-
creases linearly with sputtering time, suggesting its homo-
geneous distribution in the LaTiON film.
Figure 5 shows the J –V (gate current density versus gate
voltage) characteristics of the MNOS capacitors with differ-
Fig. 4 XPS depth profile of the LaTiON/LaON/SiO2 film on Si sub-
strate
Fig. 5 J –V characteristics of the MNOS capacitors with LaON, La-
TiON/LaON, and LaTiON
ent high-k dielectric film under negative gate voltage corre-
sponding to gate injection. The gate leakage at VG − VFB =
−2 V (VG is defined as gate voltage and VFB represents
flat-band voltage) is 3.6 × 10−3 A/cm2, 1.2 × 10−4 A/cm2,
and 1.1 × 10−7 A/cm2 for the MNOS capacitors with La-
TiON, LaTiON/LaON and LaON, respectively. It is obvious
that the MNOS capacitor with LaTiON displays much larger
leakage than the one with LaON, which should be due to
its lower barrier height (see below) between Al and LaTiON
because the leakage normally changes inverse-exponentially
with the barrier height. Moreover, the barrier height can be
extracted by studying the current-conduction mechanism. It
is found that the leakage current (J ) of the MNOS capaci-
tor with LaON is well consistent with the Fowler–Nordheim
(F-N) tunneling under high electric field (E) as shown in
Fig. 6, where ln(J/E2) varies linearly with E−1. For the
F-N tunneling, the current density can be expressed as [16]
JFN = q
2
8πh
E2
φFN
exp
(
−8π
√
2m∗(qφFN)3/2
3qhE
)
(1)
where q is the electron charge; h is Planck’s constant; m∗ is
the effective electron mass; and φFN is the Al/LaON barrier
height, which can be extracted from the slope of the fitted
line shown in Fig. 6(a). The extracted φFN is 2.38 eV, and is
very close to the reported value (2.40 eV) [5], given that the
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Fig. 6 (a) Fowler–Nordheim
plot for the MNOS capacitor
with LaON in the high-field
region. (b) Conduction-band
diagram of the MNOS capacitor
with LaON under VG = −6 V
Fig. 7 (a) Schottky plot for the
MNOS capacitor with LaTiON
in the high-field region.
(b) Conduction-band diagram of
the MNOS capacitor with
LaTiON under VG = −6 V
electron affinity of Si is 4.05 eV and the work function of Al
is 4.15 eV [5, 17]. On the other hand, the leakage current of
the MNOS capacitor with LaTiON is found to obey Schot-
tky emission, where ln(J/T 2) varies linearly with E1/2 as
shown in Fig. 7. For Schottky emission, the current density
can be expressed as [16]
JSE = AT 2 exp
(−q(φB − √qE/4πε0εr)
kT
)
(2)
where A is the Richardson constant; T is the Kelvin temper-
ature; ε0 is the permittivity of vacuum; εr is the dynamic di-
electric constant of the dielectric film; k is Boltzmann’s con-
stant; and φB is the Al/LaTiON barrier height, which can be
determined by the y-intercept of the fitted line in Fig. 7(a).
The extracted φB is 0.97 ± 0.04 eV, which is intermediate
between the Al/TiO2 barrier height (0.10 eV) and Al/La2O3
barrier height (2.40 eV) [5]. For LaTiON, due to the smaller
atomic radius of Ti (1.40 Å) than that of La (1.95 Å), Ti d
states (instead of La d states) act as the conduction-band
edge of LaTiON, thus leading to a smaller barrier height
at Al/LaTiON (0.97 eV) than that at Al/LaON (2.38 eV)
[11, 12]. According to the above analysis, the energy band
diagram for the BE-MONOS capacitor under P/E and reten-
tion modes can be illustrated in Fig. 1, where the band gap of
the Al2O3, LaTiON, LaON and SiO2 layers is about 8.8 eV,
Fig. 8 C–V hysteresis curve of the conventional MONOS and BE–
MONOS capacitors
3.5 eV, 6.0 eV, and 9.0 eV, respectively [5, 18]. In addition,
the dielectric constant of the LaTiON and LaON is evaluated
by C–V (capacitance versus gate voltage) measurements to
be 33 and 15, respectively. Ti incorporated into the LaON
film can induce softening of phonon modes which is respon-
sible for the increase in dielectric constant of the LaTiON
film [11, 12]. It is believed that the formation of silicate at
the LaON/SiO2 interface leads to a lower dielectric constant
than that of pure La2O3(25) [1, 19].
Figure 8 exhibits the 1-MHz C–V hysteresis loops of the
conventional MONOS and BE-MONOS capacitors. Sweep-
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Fig. 9 (a) Program and (b) erase transient characteristics for the con-
ventional MONOS and BE-MONOS capacitors. The devices are pro-
grammed to VFB = 6.0 V before erase
ing starts from inversion region to accumulation region, and
back to inversion region again. As the sweeping voltage
increases from ±8 V to ±10 V, the memory window in-
creases from 3.5 V/2.9 V to 5.4 V/4.9 V for the BE-MONOS
and MONOS devices, respectively. It is obvious that the
BE-MONOS capacitor possesses a larger memory window
than the MONOS one, indicating higher trap density in the
stacked LaTiON/LaON film.
Figure 9 depicts the P/E transient characteristics of the
conventional MONOS and BE-MONOS capacitors under
various gate voltages, with the BE-MONOS sample display-
ing higher P/E speeds than the latter under the same op-
erating conditions. For the BE-MONOS and MONOS ca-
pacitors, the programmed VFB shift (VFB, defined as the
change of VFB due to stress) at +14 V for 1 ms is 7.2 V
and 4.9 V, respectively. Moreover, the BE-MONOS capac-
itor even shows a memory window of 4.7 V under a lower
program voltage of +10 V for 1 ms, which is close to the
value at +14 V for 1 ms for the conventional MONOS one,
further supporting its higher program speed. For the BE-
MONOS sample, a VFB of 2.1 V can still be obtained
even under a lower gate voltage of +6 V for 100 µs, sug-
gesting its potential for low-voltage high-performance mem-
ory applications. As illustrated by the energy band diagram
in Fig. 1(b), this higher program speed of the BE-MONOS
sample should be mainly ascribed to the shortened tunnel-
ing path of electrons from the substrate into CTL. More-
over, the higher trap density and higher dielectric constant
Fig. 10 (a) Retention characteristics of the conventional MONOS and
BE-MONOS capacitors measured at 25 °C and 125 °C. (b) J –V char-
acteristics of the conventional MONOS and BE-MONOS capacitors
measured at 25 °C
of the stacked LaTiON/LaON film can also contribute to the
higher program speed. However, different from the program
phenomenon shown in Fig. 9(a), only a slight improvement
of the erase speed is observed for the BE-MONOS sample
shown in Fig. 9(b). In the erase mode, the stored electrons
in CTL will tunnel back into the Si substrate, or recombine
with holes from the substrate. The higher erase speed for
the BE-MONOS sample should be ascribed to its higher
hole-trapping efficiency resulting from its higher trap den-
sity. Due to the different valence of the Ti and La atoms,
Ti incorporated into the LaON film can induce consider-
able oxygen vacancies which will give rise to large quan-
tities of traps in the band gap of the LaTiON film [12]. On
the other hand, as shown in Fig. 1(c), it is more difficult for
the trapped electrons tunneling back to the substrate because
of the larger barrier height (2.33 eV) between LaTiON and
SiO2 as compared with that of LaON/SiO2 (0.90 eV) in the
MONOS sample. Subsequently, only a slight improvement
of the erase speed is observed for the BE-MONOS sample
compared with the MONOS one.
Figure 10(a) shows the retention characteristics of the
conventional MONOS and BE-MONOS capacitors mea-
sured at 25 °C and 125 °C. Both of the samples are operated
to achieve a similar P/E memory window (5.7 V) at first
for the measurement. For the BE-MONOS and MONOS ca-
pacitors, the retained P/E memory window after 104-s bak-
ing time degrades to be 3.6 V and 3.0 V, corresponding
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Fig. 11 Endurance characteristics of the BE-MONOS capacitor under
a ±8-V 100-µs stress pulse measured at room temperature
to a charge loss of 37.2 % and 47.1 %, respectively. For
the BE-MONOS sample, two main reasons are responsi-
ble for the improvement of its retention characteristics, and
can be illustrated by the energy band diagram shown in
Fig. 1(d). One is the large barrier height between LaTiON
and SiO2 which suppresses the escaping of charges from
the CTL because the tunneling probability changes inverse-
exponentially with the barrier height. Another reason lies in
the lengthened tunneling path for the trapped charges de-
trapping under the retention mode. The retention property
can further be investigated by the J –V curves shown in
Fig. 10(b), where the BE-MONOS sample displays smaller
gate leakage than the MONOS one at low gate voltage,
thus smaller charge loss. The smaller gate leakage of the
BE-MONOS sample suggests its lower power consumption,
which should be due to its lengthened tunneling path at low
gate voltage (retention mode) and higher charge-trapping ef-
ficiency at high gate voltage (program mode), thus fewer
electrons passing through the CTL into the gate.
Figure 11 shows the endurance characteristics of the BE-
MONOS capacitor under a ±8-V 100-µs stress pulse. The
P/E memory window before and after 105-cycle P/E stress-
ing is 2.78 V and 2.65 V, respectively, corresponding to a
slight degradation of 4.7 %. Such a good endurance prop-
erty should be mainly due to its high P/E speeds at low gate
voltages.
4 Conclusion
In conclusion, the charge-trapping characteristics of stacked
LaTiON/LaON film are investigated by using MONOS-type
memory capacitors. The band profile of the BE-MONOS
structure is built by investigating its current-conduction
mechanism. Compared with the conventional MONOS ca-
pacitor with LaON as CTL, the BE-MONOS one with
stacked LaTiON/LaON as CTL shows better electrical char-
acteristics in terms of larger memory window, higher P/E
speeds and smaller charge loss at high temperature. There-
fore, the stacked LaTiON/LaON film is promising as charge-
trapping layer for high-performance nonvolatile memory ap-
plications.
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